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From the Corning announcement of a 20 dB/Kra cable
attenuation in 1970 to the recent announcement of
experimental fiber optic cable materials v/ith losses as low
as 1-2 dB/Km , data communication applications using fiber
optics has been expanding much like that experienced with
the advent of the transistor in the 1950' s. Much of the
basic research for fiber optic systems including LED's (Ref.
1 ) , detectors (Ref. 2 ) , and the fiber cables themselves
(Ref, 3 ) , is complete and well known. Major commercial and
military laboratories such as NELC, NRL, AFAL, BELL,
CORNING, NIPPON ELECTRIC, AEG-TELEFUNK EN and others are
turning out new design ideas such as the multi-terminal data
bus, towed and moored sonar surveillance arrays, replacement
of data carrying coaxial cables in aircraft (NELC A-7 ALOFT
program) , color multiplexing and commercial telephone
land-line replacement (Ref. '4,5 f 6,7).
The object of this research was to apply basic fiber
optic technology to a practical engineering application.
The application selected was an attempt to link two
microcomputers through a fiber optic medium.
A microcomputer laboratory facility was utilized in the
link development. Two Intel Corporation Intellec 8
microcomputer development systems were ased. Each system
differed in configuration.
Although a high speed computer to computer lin': was not
achieved, a demonstrate ble system involving microcomputer to

remote I/O device was achieved. Preliminary desig.i for the
high speed link is also included.
The work necessary to achieve an operational link
included: a preliminary literature survey of fiber optics
technology and state-of-the-art applications; study and
f arailarization with the Intel microcomputer (hardware and
program software); study of the ASP-33 teletype; and design,
fabrication and test of an optical system to interface
computer and peripheral device.
Documentation on the configuration status and
modifications to the two microcomputers was not readily
located creating soir.e initial confusion. For that reason,
all details of connections made and procedures followed in
the demonstration are presented.
B. FIBER OPTICS A3 A TRANSMISSION K2DIUH
The quantity of information that can be carried over a
transmission channel is dependent on its frequency; the
higher the frequency, the greater the channel capacity,
the frequency of light is approximately 1000 times greater
than the shortest radio waves, thus making this transmission
medium a highly desirable and exploitable source for
communications links (Ref. 6).
Fiber optic data transmission offers a potentially
superior method of transmitting very high speed digital data
(using standard IC logic components) as compared to
conventional electrical wire systems. The ability of a
pulse to retain its energy distribution, to propagate at a
uniform rate, and not to reflect back to its source are
primary areas of concern in high frequency applications.
Fiber optical lines offer, as a minimum, RFI/EMI/noise
immunity, total electrica.1 isolation, transmission security,

low cross talk, no ringing, high environmental, temperature
capabilities, and extremely wide bantiwidths.
Attenuation losses have been the major disadvantages of
this transmission medium. Pulse dispersion due to varying
velocities of propagation through discontinuities in glass
also becomes a major disadvantage when discussing and
designing digitally coded systems. The data-rate capability
of a fiber optic bundle is determined by its dispersive and
mode characteristics. A multi-mode fiber has a theoretical
bandwidth/Km of 20-100 MHZ while the single mode fiber
extends to 10 GHZ. h 1 GHZ bandwidth is equivalent to a
2000 Megabit capability. when talking of avionics or
shipboard enviroments involving lengths of less than 300 H,
the data rate is significantly higher.
Considerable effort has been expended over the past
decade to harness the power and high frequency
characteristics of light. Specifically, fiber optical
cables or transmission lines have been developed for
application in both analog and digital data links.
C. EECENT APPLICATIONS IN FIBER OPTICS
Fiber optic systems are generally regarded as being in
a test bed stage at present. Many research and development
facilities are building experimental systems and taking a
hard look at trade offs. The following paragraphs indicate
the current state-of-the-art in military and commercial
applications.
The Naval Electronics Laboratory Center is regarded by
most DoD fiber optics technologists as the 'leading lab* in
applied research for fiber optic systems. However, through
a tri-service group of experts, the military labs are
sharing the job of applying technology to military
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requirements. NELC currently has programs developed or in
development in the avionics, shipboard, and underwater
acoustic array areas.
As early as three years ago, NELC installed and
operated a successful voice data link {ship phone circuit)
aboard the cruiser USS LITTLE POCK. The system linked six
areas together carrying highly classified data (Ref. 9).
In the data bus area, NELC has been actively involved
in a multi-terminal data bus concept (Ref. 4). They
demonstrated a successful five terminal 5 fib/s link early in
1974 using commercial components. This system was
considered to be a prototype for an avionics data bus. The
link was unidirectional and thus unsatisfactory in terms of
their initial requirements. Further research is aimed at
trading off complex techniques and achieving a
bi-directional data flow. One current idea being actively
pursued is that of 'color multiplexing'. This technique is
a carrier frequency multiplexing in the optical spectrum.
Meanwhile, NEIC has replaced conventional twisted wire
pair connections between on board computers and pilot
displays in the A-7 aircraft. The A-7 program (called ALOFT
for Aircraft Light Optical Fiber Transmission) is currently
planned for in-flight testing at the Naval Weapons Center
, China Laks, early next year. the current plan is for
replacement of 302 twisted wire cables with 13 fiber optic
cables {Ref. 9)
.
Other NELC applications include a TV transmission
system on a Boeing 720 test bed with a follow on
installation in USS KITTY HAW£ for transferring CIC data to
pilot ready rooms. All NELC- applications are not aircraft
oriented. Several programs exist today which are involved
in tethering sonar arrays and moored surveillance systems.
11

Much of the problem in these areas relates to enviromental
and physical cable stresses. At-sea prototype tests are
being, run presently. The NELC underwater cable programs are
being done in conjunction with Corning, Simplex, and ITT.
fcore details of these systems is unavailable in this report
due to classification.
The Naval Sea Systems Command (NAVSEA) is developing a
new system (Kef. 10) which wires together electronic systems
on warships. The Shipboard Data Multiplex System (SDKS)
multiplexs signals from radar, sonar, and missile systems
onto 20 channels in 5 dispersed cables to route data
throughout the ship. The data transfer needs will include
voice and otLer wideband signals and could handle up to 95 %
of all shipboard electronics needs. Rockwell International
Autonetics wen the competitive bid with twisted wire pair;
however, it is significant that the RCA bid was for a fiber
optics implementation.
The USAP is also interested in avionics fiber optics
applications with their fiy-by-wire systems and balloon
over-the-horizon radar application (Ref. 11)-
Marconi-Elliot Avionics Systems of Kent, England is linking
3 aircraft computers to flight control systems in the YC-14
(medium 5TOL candidate ) . The data is serial format at 250
Kb/s transmitted by GaAs LED's through low loss multi-mode
fiber and detected by p-i-n photodiode. The success of
tests will determine further fiber optic applications
possibly for engine control systems at a later date. RADC
is looking at the radar balloon application. Essentially,
an over-the-horizon radar will be balloon mounted and
launched to 12,000 Ft (4 Km) . Radar data transfer will be
through a fiber optic tether. Since the fiber cable will be




The US Array Electronics Command is working on 3 major
systems: a raain trunking system up to 60 Km long (with
repeaters); an 8 Km downlink to a command post; and a local
communications link (to 1000 Ft) replacing coaxial 26-pair
cable. The Army will utilize Coming's gradua ted-index
cable for the first two applications (4 to 9 dB/Km) and
possibly ITT's step-index 20 dB/Km cable for the 26-pair
replacement (Ref . 9) .
The latest commercial fiber optic applications include
a Bell Canada affilliate analog system and Japanese
point-point telephone microwave replacement, control systems
use, and computer to computer links (Ref. 12,13 ).
Bell-Northern Research has announced the analog system
for voice, high speed data, and color TV studio quality
signal transmission. The system has a 15 MHZ bandwidth with
data rates to 1.5 Mb/s. Systems components include a high
radiance double heter o-st ructure GaAlAs LED, multi-mode 15
dB/Km fiber, and a p-i-n photodiode in a TO- 18 header. The
system alsc incorporates a unique splicing facility
involving a stainless steel tube with index matching fluid
inside. The cable is merely cut, ends butted together in
the tube, and the tube ends crimped. The insertion loss is
less than 1 dB using a 100 micron core caDie.
Three Japanese teams are involved in fiber optic
applications to upgrade the major power companies
communications systems: (1) Nippon Electric and Sumitomo
Electric Ind. Ltd. are developing a PCM optical system to
transmit control data; (2) Hitachi Ltd and Hitachi Cable
Ltd. arc developing telemetry systems; and (3) Fujitsu Ltd.
and Furukawa Electric are concentrating on high-speed
optical picture transmission and computer to computer links.
In a remarkable demonstration of the fiber optics cable
ability to withstand high noise and interference, Nippon
13

Electric ran a 2.2 Km SELFOC cable next ho a 150 KV power
cable with error free operation at 7.0 Mb/s.
The applications mentioned are only to illustrate the
current interest and wide applications, especially military,.
of fiber optics technology today. These applications are
far from inclusive.
D. COMPUTES TO COMPUTER LINK DEVELOPMENT
1 • Zi^iiSiH^iL^l Uata Flow
Figure 1. illustrates the functional block diagram
of the demonstrated link (microcomputer to peripheral
device). Although the demonstration involved only a simplex
operation from System A to TTY-B, the reverse (microcomputer
B to TTY-A) works exactly the same. This link operated at
110 baud. With an additional CRT on System R, the link
speed would have been 1200 baud.
Figure 2 illustrates the high speed computer to
computer link utilizing a TDMX scheme operating at a data
rate of kilobits per second. The link requires an interrupt
capability which has not yet been developed.
Figure 3 is the conceptual multi-terminal data bus
(computers as terminals) utilizing wavelength multiplexing
(Ref . 4 ) . The concept of the multi-terminal system is very
similar to the two computer high-speed link. Major changes
would include transmitter modifications, modified systems
software to handle interrupts, polling, and data format
variations. In addition, bi-directional couplers remain to
be fabricated and tested. At the present time / the PDP-11
computer is connected to the Intellec 8 system via an
optc-isolator package (off the shelf) . The computer to
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MULTIPLE COMPUTER DATA LINK (WAVELENGTH MULTIPLEXING)
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II. DEVELOPMENTAL COMPUTER FACILITIES DESCRIPTION
A. HARDWARE FACILITIES
The Computer Science Group at the Naval Postgraduate
School has acquired a developmental system of three Intellec
8/MOD 8 micrccompu ters, with assorted peripherals which is
presently located in Spanagei Hall room 519. The Intellec 3
is a development prototype of Intel's MCS-8 system. The
system functional block diagram of the development
configuration is shown in Figure 4. Specifications,
functional system modules, and first level theory of
operation are contained in Reference (14). Two of the
developmental systems were used in the link demonstration.
The third system was dedicated to computer science class
usage. The aicr ocomputer operates 8-bit parallel with
inverted TTL compatible output, has the capability for 8x8
bit input ports and up to 24x8 bit output ports. The
development system has facilities to permanently store
programs on Read-Only-Memory (ROM) chips.
1 • Development S_y_s tern A Conf iq.ur at io
n
System A was considerably more complete than System
B. The basic configuration is shown in Figure 5. The
console has a mother board whicn holds printed circuit cards
for PROH, ROM, RAM, Input/Output Output, CPU, and Front
Panel Display Controller. System A has two I/O cards and
one output card at present. An externally wired
Input/Output facility and the first I/O card facilitate use
of a high speed paper tape reader and the two peripheral
displays (ITi, CRT) . The second I/O card was added for
interfacing the PDP-11 computer in another laboratory not
18

relating to this work. Both I/O cards have a switch added
to control the data rate between 110 baud or 1200 baud.
Both switches on the I/O cards are 110 baud in the forward
position. The external I/O board was added for student
projects.
The top port on the external I/O board is dedicated
to the high speed paper tape reader; Ports and 1 are
dedicated tc the teletype function; Port 3 output is
available for output device connection; and Port 3 input is
not connected. Ail pin connections are 16 pin DIP
compatible. Figure 6 is a detailed mapping of the external
I/O board connections.
The CRT device is a standard alpha/numeric display
with full duplex operations at baud rates from 11C Bps- 2400
bps. Tae data rate selection is accomplished by three
switches on the rear panel. The Full Duplex/Half Duplex
switch is set to FDX, the 110/150 switch to 110, and the
rotary switch to 1 for 110 Bpr. or 8 for 12 00 Bps. The CRT
output is a voltage level device which must be converted to
an RS-232 EIA standard current loop for connection tc the
computer (I/O board) .
Teletype operations are handled directly by the I/O
card rather than using an interface unit and controller
separately. The basic unit for TTY operations on the I/O
board is the Universal Asynchronous Receiver/Transmitter
(UART) . The UART converts serial input bit streams to
parallel 3-bit ASCII code output for use by the computer;
similarly it converts the output from 8-bit parallel to
serial. Details on the UART are contained in the Link
design section. The teletype input is in a current loop
form and must be converted to a voltage (serial) coding by a
transistor circuit prior to receipt at the UART.
19

The final hardware component utilized in system A
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2. Development Sys tem B Configuration
System B is a •bare bones' configuration as shown in
Figure 5(b) . The major component of interest in this system
was the I/O board no. 1. The board is identical to that
discussed in system A. The I/O board in system B allowed
access to the computer through the teletype facilities
directly. The computer could also be accessed via t*ve front
panel by entering assembly language commands in Hexidecimal
format. Procedures for doing this approach are described in
Ref . ( 15 )
.
B, SYSTEM SOFTWARE FACILITIES
The Intellec 8 system includes a monitor (SBOS) and a
file handling system. The assembler software is not
included. Programs may be written in PL/M, (Ref. i 6 ) , a
high level language or in assembly language. Programs must
be loaded by paper tape or manually through the front
console (in Hexidecimal format) . System B does not have a
flexible disk or resident file handler but has facilities
for PROM.
In loading a .PL/M program, it must first be compiled
under a two-pass system resident on the school's IBM 360/67
computer facility; output is a punched deck in EBCDIC format
which must be converted to ASCII format on the XDS-9300
complex. The EBCDIC punched deck and 9300 control program
are loaded in the card reader and sense switch 6 on the
computer console set. A canned routine will prompt the user
through the necessary steps to get a paper tape output
(Hexidecimal format).
The paper tape program is loaded onto the Intellec 8
system through the resident disk control program (CP/M)
24

(Ref. 17 ) . It may now be manipulated (edited) using
macro-instructions (Ref. 18 ) . PL/H programming is
relatively straight forward and similiar to Fortran in
flexibility. It uses a free form format and is especially
designed for the 8-bit Intel MCS-8 microcomputer family.
System B does not have a disK unit and must be
programmed in assembly language (Intel 8008/8080 version)
Instructions are loaded from address and data register
controls on the front panel (in hexidecimal format) . The
system does not enjoy the EDITOR feature although editing
can be accomplished through console entered commands such as
display memory, fill memory, etc. A complete Intellec 8
system instruction repetoire is contained in (Ref. TJ ).
25

III. COMPUTER TO PERIPHERAL DATA LINK
A. DESIGN CONSIDERATIONS
1. Constraints
Several constraints limited the design flexibiltity
for the computer to computer link. Chief among these was
the unavailability of input/output access ports (9 bit
parallel) on system B. This factor meant the necessary
fabrication of an external input/output panel wired as shown
in figure 6. In addition, to communicate 8 bit parallel
meant multiplexing and demultiplexing over the fiber-optic
cable. Early in the design process it was determined to
achieve an operational link as simply and quickly as
possible. The facilities of the Universal Asynchronous
Receiver Transmitter (UART) were taken to advantage in the
multiplexing/demultiplexing function. However, this
advantage limited the data rate achievable to 1200 Baud.
Further, since system B had only a TTY interface, the data
rate was limited to 110 Baud.
A second constraint determined at the outset of the
project was to keep design simple and achieve an operational
system in steps. Rather than completely redesign a receiver
unit for the link a survey of four systems involving
similiar concepts ^ere examined for usage. Unfortunately
none were optimum and the receiver turned out as a hybrid.
A corrollary to this constraint was use of commercially
available components.
The third constraint. involved not engineering
considerations bur time. The development facility was not
26

dedicated to this project solely but shared with two other
thesis project efforts, and in addition, to class projects
in the computer science curriculum. This constraint was the
most troublesome since it involved setting up/securing link
components on a frequent basis.
2« Design Appro ach
A preliminary study of the reference manual for the
microcomputer, and in particular the 1/0 board, showed that
communication with the UART (controller) required receiver
output at computer compatible TTL logic levels. To transmit
intelligence over the fiber optic cable a modulator was
necessary which was compatible with the TTY interface to the
microcomputer. Figure 7 illustrates over-all factors which
were considered and investigated in designing this link.
tteasureiaents of logic levels were taken at various
circuit points on the 1/0 board and checks made to ensure
the TTY had a 20 mA current loop as specified in the ASR-33
teletype reference manual (Eef. 19 ). Results of the
measurements were consistent with those determined
beforehand. The system was tested in the laboratory with
precision test equipment prior to interfacing to the
microcomputer system.
The configuration used for testing the receiver
circuit consisted of a function generator (using a square
wave) driving an LED in a 20 mA current loop at a frequency
of 110 HZ. The receiver was tested both with and without
the fiber optic channel to illustrate differences in signal
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B. DETAILED LINK DESIGN
f * Transmitter Des iqn
The design for the transmitter was simplistic. The
ASR-33 teletype operates on a 20 mA current loop for
keyboard receive and transmit. A commercially available LED
was selected for use as the transmitter. A Spectronics
SE-5450-2 Gallium Arsenide LED operating in the near
infra-red was chosen. The peak emission wavelength was 935
nanometers. Table I details the major optical/electrical
characteristics. No further driver circuit was required.
The LED connection into the ASR^-33 current loop is
shown in figure 9. An extension plug was made to facilitate
experimentation. The extension was a CINCH JONES female
receptacle with 8 leads running to a male CINCH JONES plug.
The 8 intermediate wires were cut, stripped, and reconnected
by using double female ended standard logic designer board
connectors. The LED was inserted in series at wire number
three. This connection placed the LED in the TTY send loop.
When utilizing a special PL/M program (written by another
student) the LED was connected in series with lead number
six. This placed the LED in the TTY receive loop. In both
configurations the LED was modulated through the
microcomputer.
As previously mentioned, the PL/M program allowed a
CRT to drive the teletype and subsequently the LED. The
significance of the program was due to configuration
peculiarities in system A. In order to use the ASR-33
teletype as the I/O device on system A, several plugable DIP
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disconnected on the microcomputer printed circuit beards,
these were disk connections, and I/O card no. 2 connections.
This procedure required time and resulted in total
dedication of the I/O to the teletype. This was not
desirable for other users convenience.
2- Receiver Desiqn
Four design approaches were considered for a
receiver that could be constructed from reasonably common
discrete or IC components and be responsive to the chosen
transmitter. The four design approaches included: (1) an
NELC data-bus receiver (Ref. 4 ) ; (2) an IBM receiver
designed for the A-7 ALOFT program (Ref. 6 ) ; (3) a Naval
Undersea Center receiver design for a deep- submergence
vehicle ccntrcl system (Ref. 20 } ;and (4) design approaches
from several previous Theses involved with fiber optic
systems (Ref. 21 f 22 ). The ultimate factors in selection of
a design approach for the receiver rested in the
characteristics of an available photodetector, and the
required voltage level to drive a signal to the teletype.
Functionally, the receiver looked as shown in figure 10.
The following sections describe the details of the
receiver design.
a. Detector
A p-i-n-3/D Planar Silicon Photodiode was
available for use as the detector. The device was
manufactured by United Detector Te-chnoiogy Inc., Santa
Monica, Ca. Specifications from marketing brochures are
shown in Figure 11 (optical/electrical characteristics) and
Figure 12 (.spectral response). The p-i-n-3/D had a spectral
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The output of the photodiode was in the
microvolt range and was not measured due to sensitivity of
standard laboratory equipment used. The output of the
receiver was chosen to be greater than + 2.2 VDC and less
than +5 VDC. This factor required a high gain, lot; noise
amplifier. The amplifier chosen was a linear integrated
circuit, the uA 741 frequency compensated operational
amplifier. Two stages were cascaded to achieve a +2.2 VDC
level.
Prior to deciding on the u/a 741 arrangement, a
two-stage cascoded video amplifier circuit was built and
tested. An B.CA linear amplifier (RCA CA 3018A) was utilized
This amplifier had a theoretical frequency response plot
good from 6 KHZ to 11 MHZ at the 3 dB points. In designing
the amplification stage too much emphasis was placed on gain
(i.e. because of the extremely low input voltage) and the
lower 3 dE point was not correctly seen until the circuit
was tested. Figure 13 is the output waveform of the first
stage CA 3018A with and without the fiber optic cable.
Noise is considerable in the output as well as some severe
ringing. As expected, the signal did not hold below 1 KHZ.
Figure 14 is the output of the two stage cascaded






















































TWO STAGE AMPLIFIER/DETECTOR CIRCUIT
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The input to the first stage was unobservable
with the eguipment ranges available, A detector output
equal to the lowest value on the minimum scale of the
oscilloscope was assumed (0,2 mV/div) . The amplifier output
was assumed 0.7 VDC or equivalent to that required to turn
on a silicon transistor. The overall gain of the amplifier
required was 3500. The first stage was designed with a gain
of 470 and the second with a gain in the vicinity of 30.
This gave an overall theoretical gain of 14,000. The output
voltage level of the second stage was 0.5 \'DC. The actual
gain was considerably reduced in the first stage to
approximately 1000 and in the second stage to 3. The
reasons for the discrepancy between theoretic and actual
gain was not investigated.
During the amplifier design, a 0.47 uF capacitor
was utilized between stages as dc blocking. This component
latter was replaced by a straight wire since it effectively
differentiated the input waveform and didn't allow a
sufficient pulse duration to actuate a mechanical relay on
the teletype.
c. Level Shifter
The output of the second op-amp was sufficient
(under signal conditions) to turn on a switching transistor
combination. Figure 16 is the level shifting circuit.
Output of the level shift circuit was determined
by measuring the output of the UART in system B under
no-load/load conditions with an oscilloscope on dc level
setting. Commands to the computer in the form of display
memory locations were executed and the resulting scope
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pattern examined. The level for a logic ' 1' (or high) from
the UART was + 2.2 VDC and +5 VDC under load/no-load
respectively. The logic level '0' (or low) was 0.8 VDC
under both conditions. The output of the level shifting
circuit was set for a level greater than +2.2 but not to be
more than +5 VDC.
The second transistor acted merely as an
inverter since the signal at Q1 was 180 degrees out of phase
with the input. As an additional buffer precaution, a 7405
Hex inverter stage was added with two stages, one inverted,
one in phase. This proved unnecessary in the link



















































3- System B Computer To Receiver Interface
The key element in achieving a workable data link
was the interface between the receiver and the controlling
circuits . The I/O beard in the microcomputer contains two
functions needed in the interface: (1) the UART, and (2) the
voltages-current conversion circuit.
The UART is an MSI circuit that allows a
parallel-serial conversion and back again at logic levels
compatible with TTL integrated circuits. The asynchronous
nature of the UART does not reguire locking into system
timing; only the beginning and end of words must be
distinguishable. The interface must, of course, have equal
timing at each end. Figure 18 is an illustration of the
serial data format for 100 WPM, AS3--33 8 level teletype
code. The 0.47 uF capacitor previously mentioned in the
amplifier coupling was sufficient to perturb this timing so
that the interface did not work properly at first.
Essentially the UART parallel loads a, shift register
and cIocks out the data serially (or vice-versa) . The
parallel output is then latched onto the I/O ports. In
addition to data conversion, the UART does considerable
housekeeping such that a complex MSI chip is required. The
UART utilized in system B was an AY-5-1012 (General
Instruments). Five other pin compatible UART's are: (1)
S1883 American' Microsystems, (2) 2536 Signetics, (3) COM
2502 Standard Microsystems, (4) TMS 6012 Texas Instruments,
and <5) TR 1602 Western Digital. The UART comes in a 40 pin


























ANY AMOUNT OF TIME CAN
PASS BETWEEN WORDS
FIGURE 18












































The second part of the I/O board of interest is the
output voltage-current code conversion circuit. This
circuit takes the serial UART output voltage level and
converts it to a 20 mA on-off current loop in a two
transistor circuit. The circuit is shown in figure 20.
When there is no data on the line pin 25 of the UART is high
logic at +5 VDC. The base of QU is +0.7 VDC and QU is on.
The transistor on state provides a current path for +5 VDC
through R15/R16 to ground putting the base of Q4 essentially
at + 4 volts and a saturation conditio!;. The -9 VDC
reference is felt through R12/R18 and the teletype load
impedance generating a 20 raA current in the loop. This
condition signifies a stop or mark condition. The reverse
condition occurs for a space or zero signal condition. Q3
is off and QU is reverse biased. The collector of Q4 is at
-9 VDC and no current flows in the teletype loop.
The receiver output was connected to the UART side

































C. LINK DEMONSTRATION PROCEDURES
The following instructions detail the component
interfaces and steps which must be followed to effect a
working demonstration link between computer A and remote
teletype B through the fiber optic cable.
The LED transmitter was inserted into the CINCH/JONES
extension at lead number 3. The teletype on system A was
plugged into the female side of the CINCH/JONES and the male
side of the CINCH/JONES was inserted into an interface cable
to the computer through I/O board number 2. The CRT was
connected to the computer through a EIA-RS-232 standard
interface via the back panel of the computer on J43. This
jack connects directly to I/O board number 1.
The receiver was connected to the remote peripheral via
I/O board number 1. The receiver output was connected to
the UART side of R9 and pin 25 on the UART was lifted from
its circuit. The receiver was supplied through two voltage
supplies (+5,-8 VDC) and circuit ground was connected to
computer B chassis. This ground must be properly made or
the teletype will not function properly.
The 25 Ft. fiber optic bundle was coupled to the LED
and the photodiode using a plastic sheathing slightly larger
in diameter than either component. The coupling proved to
be of little problem since the LED had a 12 degree cone
which focused it's output.
System A was brought up by the following procedure:
(1) flexible disk SBOS #1 was inserted into the drive and
power applied; (2) the CRT was turned on and set at the
proper baud rate. This was accomplished by setting the
110/150 switch to 110 and the rotary switch to 1 on the rear
panel. In addition the FDX/HDX switch must be at FDX.
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On system A two baud rate switches on I/O boards 1 and 2
must be set in the forward position for 110 baud; (3)
microcomputer A was turned on and teletype A set to LINE;
(4) the reset switch on the front panel of computer A was
pressed to actuate the system bootstrap program. Correct
procedure results in the display of an ' ^A'' at the top
margin on the CRT; (5) the program file name was typed in on
the CRT (P11 GARB. AGE) and carriage return hit. This
activates program P11. The program will then prompt the
user with a choice of options. The options to request are
default: N, I/O ports CRT:0, TTY;1, CRT echo:Y, and TTY
echo:1. Both the CRT and TTY can transmit to each other at
this point. The LED will be modulated dependent on which
number lead it is in on the CINCH/JONES extension.
System B was activated by merely turning on the
computer on switch and setting the teletype B to LINE




IV. HIGH SPEED LINK DESIGN CONSIDERATIONS
A. DESIGN APPROACH
There are two approaches which are fairly simple to
implement in achieving a high speed data link through the
use of fiber optics. The most straight forward method is to
design 8 identical LED modulator circuits (simply a properly
biased switching transistor with an LED in the collector
circuit) connected to each pin of the external extension of
the I/O ports on system A* The major disadvantage of this
approach is the need for 8 identical receiver circuits and 8
fiber bundles. Single fibers could be used but a controlled
enviroment must be effected so that the light may be
collimated and focused onto the fiber. The second method
would utilize a Time Division Multiplex (TDMX) scheme
operating at the maximum microcomputer clock rate of 800
KHZ. The present receiver circuit could not handle this
frequency without redesign. The maximum frequency of the
present receiver circuit is 50 KHZ. Figure 21 is the
hardware system required to implement this scheme.
The multiplexer portion of the circuit was breadboarded
in the laboratory; operation was successful. The design of
the multiplexer circuit required a clock, a 9312 IC
multiplexer, and a modulo 8 ripple counter. The counter was
constructed from 1 and 1/2 74107 dual JK Master/Slave
Flip-Flops. The circuit schematic is shown in figure 22.
Two receiver circuits for full duplex operation are
required. In addition two fiber bundles are required.
The element necessary to make this link work is an
interrupt routine in the computer. The Intel microcomputer
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has a built in interrupt facility which was not investigated
in detail in conjunction with this research. However, an
effort is currently in process by a student in the Computer
Science Curriculum to develop the required interrupt. Once
an interrupt is generated, the processor treats the incoming
code or instruction "jammed on 1 the main data bus like any
other fetched instruction (Ref.lU). There are some
restrictions which are detailed in the reference manual.
The interrupt code necessary would be a 'jump to"
instruction at a particular memory location. The memory
location would contain a preset set of instructions to allow
data acceptance on a specified data I/O port and then route
that data to memory. The routine would also acknowledge

















































HIGH SPEED LINK SCHEMATIC
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v « CONCLUSIONS AND RECOMMENDATIONS
A basic link between a microcomputer and a peripheral
I/O device has been designed and demonstrated. The nigh
speed computer-computer link was not accomplished since the
design and realization of an interrupt capability for the
Intellec 8 was beyond the scope of this research.
The work accomplished herein is prelimianry and is a
necessary part of any future attempt to demonstrate a high
speed link. Elements of the system are off-the-shelf and
commercially available. The basic theory of each portion of
the fiber optic link is well known and documented. The
fiber optic cable itself may be the singular exception;
however, most work in this area is dedicated to improvement
of materials, cheaper production methods, and new methods
for coupling the fiber to the source and detector. The
coupling problem is being attacked in many quarters and is
devoted mainly to finding methods to couple multiple sources
and detectors to single fibers- Fiber optic technology is
here to stay. The applications are numerous and of extreme
value to the military in the design of future communications
systems.
The facilities and technology base are available at the
Postgraduate School to become heavily involved in the
explosion of fiber optic technology. An asset to this
factor is the availability of research personnel and the
relative proximity to NELC. NELC is a respected leader in
this new technology and could make considerable knowledge
and experience known to. researchers in this field.
The Computer Science Group at the Postgraduate School
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has considerable expertise in computer systems software
architecture and development. A working group of the CSG
and the Electrical Engineering Department should be
established to investigate methods in which the school can
further participate in state-of-the- art developments and
applications. As a more near term recommendation, efforts
should be made to complete the high speed link and then to
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